The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 10:40am
Pages: 1
Send Topic Print
Spice from Verilog using V2LVS command in Calibre (need to simulate) (Read 3287 times)
ic_engr
Senior Member
****
Offline



Posts: 135

Spice from Verilog using V2LVS command in Calibre (need to simulate)
Jul 24th, 2013, 9:54am
 
Hello

I have a diigital GDS. I used 'v2lvs' command in Calibre to get the spice generated to perform LVS. All went okay.

I now want to perform simulation in Cadence in spectre. To do this,
I converted the spice file using 'spp -convert ...
and got the spectre file .scs.

When I simulated now, its complaining about "Unexpected equals "="/ Expected end of line".. this is happpening since the file has port assignments like a=adc_bit<0>. it seems it wants me to put the net into double quotes.

Any suggestions why ?

ic_engr
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.