Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 2
nd
, 2024, 9:16am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› MOS noise in Linear region
‹
Previous topic
|
Next topic
›
Pages: 1
MOS noise in Linear region (Read 6243 times)
Peeyoosh
New Member
Offline
Posts: 3
MOS noise in Linear region
Sep 03
rd
, 2013, 6:12am
Hi all,
I am new to this group.
I wanted to understand the thermal noise behavior of MOS in triode region for oscillator design.
If we say that thermal noise of MOS is '4KTγ*gm'; γ varies with region of operation.
I did not find what is nominal γ in linear region. (Design of Analog CMOS Integrated Circuits - Behzad Razavi says in its 2012 reprint "theoretical determination of γ is under research")
I did simulations and found out that
product of "γ*gm" increases as one moves to triode region
. This product will determine noise current.
My question is "
whether the γ is modeled correctly in recent simulators and my finding is correct
"
Thank you...
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: MOS noise in Linear region
Reply #1 -
Sep 3
rd
, 2013, 7:33am
Hello,
1. In triode region noise depends on gds, there is no gamma,gm dependency.
2. Gamma will be modeled in models, not in simulators.
3. How did you simulated gamma*gm???
Thanks,
Raj.
Back to top
IP Logged
Peeyoosh
New Member
Offline
Posts: 3
Re: MOS noise in Linear region
Reply #2 -
Sep 3
rd
, 2013, 8:52am
Hi Raj..
I applied ideal current source at the drain of NMOS. The source was grounded. By varying gate voltage, I can control the region of operation.
The voltage noise at drain will be 4*K*T*γ*gm/(gds)^2
Simulator can give me drain noise voltage from which I can determine γ.
Is this method correct?
Thanks..
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: MOS noise in Linear region
Reply #3 -
Sep 3
rd
, 2013, 1:17pm
Hello,
Please read my reply, in triode region the expression is 4*KT*Gds
Please refer
Operation and modeling of MOS transistor by Y.Tsividis
Back to top
IP Logged
Peeyoosh
New Member
Offline
Posts: 3
Re: MOS noise in Linear region
Reply #4 -
Sep 6
th
, 2013, 3:10am
Hi Raj,
Sorry for late reply.
You are right! While modeling of MOS; it is said that it depends on 4*K*T*Gds0. Gds0 is the conductance when Vds is zero. This is nothing but gm in saturation. And γ we use as an empirical parameter. Correct me if I wrong.
I simulated in spectre and observed that thermal noise current increases when MOS goes in triode region. The increase in noise is more when channel length is short.
The following image shows test schematic. I kept Vgs constant and varied Vds. I am using CCCS to copy current and measure noise voltage across resistor which is in series with dependent current source.
Back to top
noise_001.png
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.