The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 20th, 2019, 3:11pm
Pages: 1
Send Topic Print
Biasing or supply voltage selection (Read 3258 times)
farsheed
New Member
*
Offline



Posts: 4

Biasing or supply voltage selection
Dec 14th, 2014, 1:56am
 
In CMOS 130nm cmos process what should be the standard biasing voltage? Is it fixed to 1.2 V or it can be varied up to the level to get the desired output voltage?
Back to top
 
 
View Profile   IP Logged
Jeffrey987
Junior Member
**
Offline



Posts: 26

Re: Biasing or supply voltage selection
Reply #1 - Mar 12th, 2015, 11:13am
 
Core transistors typically have a maximum voltage rating between any of the 4 nodes (GDSB). If you exceed this voltage you can have reliability issues. Small overdrives can be tolerated with reliability reduction, Higher voltages cause gate oxide breakdown and finish your transistor directly. Normally you do not want to go above the core voltage.

In some analog circuits and if your CMOS process supports it, you can use deep-nwells to stack transistors and get higher volgages like PA's, otherwise you can use IO transistors that typically support higher volgages (2.5,3.3,5V) but can be slower.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.