Can anyone clarify what is the Triple well tie down rule, and how to avoid it.

It reads as below:

(Isolated pwell touching gate) must touch RX
which is electrically connected to (RX over NW) through M1.
notes3 This rule does not cover 5VHVFET