The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 17th, 2024, 10:34pm
Pages: 1
Send Topic Print
Why do we have stability issues as the frequency of operation increases? (Read 1840 times)
Venky_analog
Junior Member
**
Offline

Analog Design is my
trade. Math is my
love.

Posts: 10
TX, USA
Why do we have stability issues as the frequency of operation increases?
Jan 27th, 2016, 11:12am
 
I read somewhere that we can have stability issues in basic CMOS open-loop circuits because of parasitic coupling between the input and output. My questions is why does it happen only in high frequency circuits such as RF/mm-Wave circuits?

Is it because when we design the circuit to have high gain at higher frequencies, because of coupling from output to input there is a positive feedback with loop gain > 1?


Back to top
 
 

Either die a white noise or live long enough to see yourself become the 1/f noise.
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: Why do we have stability issues as the frequency of operation increases?
Reply #1 - Jan 27th, 2016, 11:10pm
 
The higher the frequency the lower the impedance for the parasitic capacitance.

Not terribly difficult...

Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.