sheldon
|
Rab4,
Not sure I understand the question. You put in a full scale step and simulate. Allow a lot longer than required to allow the circuit to settle fully. Then measure the time point where the output is a 1/2 lsb different than final settled value. The other thing is do you really that tight a settling, doesn't bit overlap relieve the settling requirements.
Sheldon
|