The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 1st, 2024, 1:20pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › Bad step response of Voltage Reference
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Bad step response of Voltage Reference (Read 1841 times)
vadimbor
New Member
*
Offline



Posts: 2
Bad step response of Voltage Reference
Jul 29th, 2016, 1:28am  
Dear all,

need help,

I have a bad step response, or sometimes even oscillations in the output.
My circuit is here:


Any feedback is welcome,

Vadim
Back to top
Screen_Shot_2016-07-28_at_17_09_01.png  
 
Screen_Shot_2016-07-28_at_17_09_01.png
View Profile   IP Logged
RobG
Community Fellow
*****
Offline



Posts: 570
Bozeman, MT
Re: Bad step response of Voltage Reference
Reply #1 - Jul 29th, 2016, 3:34pm  
I don't know what you mean by step response. Do you mean a stepped load or when it is powered up? I would guess your startup circuit is turning on. I never put that much gain before my startup device as it tends to cause oscillations on startup.

I've never seen that NMOS configuration for biasing the PN devices. What advantage does it have?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.