analog_design
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 23
INDIA
|
Hello,
I have question in relation to dummy fill density (tiling).
Does dummy fill parasitic capacitor affect stability of loop e.g. operational amplifier or LDO ?
Has anybody run post-layout simulation on extracted netlist with dummy metal fill ?
I know, It make difference in terms of interconnect delay and timing parameters to digital circuits or long paths ?
|