openloop
New Member
Offline
Posts: 3
|
I need to create some delays in my verilgo-A code to wait for inputs and to provide some time for outputs to occur, and I also want the code to output reasonable size pulses. My code is being used as a controller for some synchronous counters, etc. These things are going to want a reasonable pulse width to function. I have a clock available but have not used it yet in my code. Could someone give me some ideas on how this is done? Some code examples that I can learn from? Verilog-A is a struggle for me.
|