The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 20th, 2024, 2:44am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › RF Design › Loop filter phase margin in PLL
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Loop filter phase margin in PLL (Read 1267 times)
pashtp
Junior Member
**
Offline



Posts: 12
Loop filter phase margin in PLL
Dec 21st, 2018, 8:35am  
What should be the phase margin of Loop filter in PLL?
Back to top
 
 
View Profile   IP Logged
James_T
New Member
*
Offline



Posts: 2
Re: Loop filter phase margin in PLL
Reply #1 - Jan 2nd, 2019, 8:59am  
In PVT, the phase margin must be larger than 45 degrees for stability.
It's just like OPAMP phase margin.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.