The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 16th, 2024, 11:48am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design Languages › Verilog-AMS › DAC Jitter Modeling for CTSD Modulator
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
DAC Jitter Modeling for CTSD Modulator (Read 595 times)
Ramy_Rady
New Member
*
Offline



Posts: 1
DAC Jitter Modeling for CTSD Modulator
Apr 19th, 2019, 8:22pm  
Hello,

I was implementing a 5 bit DAC to be used in a CT sigma delta modulator. I would like to model the error due to clk Jitter at the output of the DAC in VerilogA. Any Ideas?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.