The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 29th, 2020, 11:01am
Pages: 1
Send Topic Print
The problem of bus width of output terminal (Read 90 times)
Bisharp
New Member
*
Offline

newbie

Posts: 6
China
The problem of bus width of output terminal
Mar 02nd, 2020, 7:42pm
 
For example, in these code written by Ken. the output has a bus width of 8. But when I create the symbol of this va view, the out<-1:0> will lead to an error... it seems the bits in the code is read as 0..

how can i create a editable bus width of terminal in symbol..
Back to top
 

20200303.jpg
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2256
Silicon Valley
Re: The problem of bus width of output terminal
Reply #1 - Mar 2nd, 2020, 9:42pm
 
In some of my examples I made the bus width a parameters. That works in Verilog but not in the Cadence design environment. Make sure the bus width is given as a literal constant, ex: 8

-Ken
Back to top
 
 
View Profile WWW   IP Logged
Bisharp
New Member
*
Offline

newbie

Posts: 6
China
Re: The problem of bus width of output terminal
Reply #2 - Mar 3rd, 2020, 1:32am
 
Thank you Ken Cheesy
I tried the definition like "`define BITS 8",and use "`BITS" in the code, it passed in the cadence environment. However, the bus width can 't edit, because the symbol is fixed. (I guess maybe the skill language can do something, i will try. sorry for my poor english
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2256
Silicon Valley
Re: The problem of bus width of output terminal
Reply #3 - Mar 3rd, 2020, 3:03pm
 
Correct, the bus width in symbols and schematics are fixed. They cannot be parameterized.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1723
Bracknell, UK
Re: The problem of bus width of output terminal
Reply #4 - Mar 5th, 2020, 7:03am
 
You might find my article on Cadence Online Support helpful: How to create a VerilogA model of a DAC with a variable width bus input

This shows how you can have a Verilog-A model with a variable width bus (for the symbol and the Verilog-A view itself). It is possible, it's just slightly tricky because you have to build a PCell to do the work to make the bus width variable.

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.