The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Nov 26th, 2020, 9:47pm
Pages: 1
Send Topic Print
(Multi-modulus) divider phase noise simulation (Read 104 times)
Nik21
New Member
*
Offline



Posts: 3

(Multi-modulus) divider phase noise simulation
Oct 29th, 2020, 4:36am
 
Hello everyone,
Sorry if I missed the topic and the question is already answered.

I want to simulate the phase noise contribution of an MMD used in a frequency synthesizer. For the purpose of simulation, the division is integer ( divide by N ). I use PSS and add Beat frequency to be Fvco/N ( where Fvco is the vco output frequency ).
Also i add harmonics to be 5*N ( that would equal to 5 harmonics of Fvco).

Then in Pnoise simulation , I use 10 maximum sidebands and add the voltage nodes I am interested in ( output nodes of MMD ). Im measuring relative harmonic 1 also.

Is this the correct way to simulate a divider or am I missing something?

Thank you in advance
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.