The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 24th, 2024, 5:20pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › RF Design › Checking undesired substrate mode in transmission line.
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Checking undesired substrate mode in transmission line. (Read 292 times)
vlsi_design
Junior Member
**
Offline



Posts: 22
Checking undesired substrate mode in transmission line.
Jul 06th, 2022, 10:01pm  
Hi,
I am designing a CPW transmission line in CMOS at millimeter-wave frequencies (>60 GHz). I dont have any gnd plane shielding but only the substrate at the bottom. There is a chance that substrate mode starts affecting. How to check this in an EM simulation tool if any unwanted mode is getting triggered? Any visual way to check this using current density etc.?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.