The link you shared shows that the simulator in question supports ".fra" as a new analysis type. This is outside the scope of a hardware description language like Verilog-AMS, which does not require a simulator to support specific analysis types.
Probably one could develop a model that would be helpful in generating the plot, but you'd need some extra code, either in the simulator or in a post-processing tool.