Hello,

as far as I know, you cannot synthesize a clock multiplier. The clock multiplier closest to "standard" digital design is based on a DLL where you select the outputs of each delay cell one after the other. Most clock multipliers are either based on this technique or on phase-locked loops (PLL).

Paul