Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 4
th
, 2024, 6:01am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Fully Differentia Op-amp
‹
Previous topic
|
Next topic
›
Pages: 1
Fully Differentia Op-amp (Read 2876 times)
arp
New Member
Offline
Posts: 1
Fully Differentia Op-amp
Jan 25
th
, 2005, 9:11am
how can we find out slewrate for a fully differential op-amp?
can anybody please tell me the setup reqd for this!!!
i m designing one stage telescopic full diff aop-amp
first of all i want to check wehter my op-amp is working perfect or not without giving CMFB. I given some bias voltage to the i/p transistor and taken care of bias voltages such that all transistors are in saturation and the o/p v is mid of the supply voltage.
now i want to do ac analysis!! what is the etup reqd for that?
Back to top
IP Logged
ramakrishna
Guest
Re: Fully Differentia Op-amp
Reply #1 -
Apr 26
th
, 2005, 1:35am
For the output common mode, how did you fix it to mid supply, is it using initial conditions statements.
for slew rate open loop step response is the best for fully differential opamp, check razavi for that.
Back to top
IP Logged
Leyman
Junior Member
Offline
Posts: 11
Malaysia
Re: Fully Differentia Op-amp
Reply #2 -
Jun 6
th
, 2005, 1:31am
Hi arp,
you can try test circuit for fully differential amplifier by Ken Kundert. You can download the paper from
www.designers-guide.com
.
good luck
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.