Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Apr 26^th, 2024, 2:53am

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Modeling › Behavioral Models › Modeling PLL phase noise with Verilog-A

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

Modeling PLL phase noise with Verilog-A (Read 4490 times)

Samir New Member Offline Posts: 3 Cairo	Modeling PLL phase noise with Verilog-A Mar 07^th, 2005, 6:09am Dear Sir, I read the "Predicting the phase noise of PLL-based frequency synthesizers " paper, but in modeling the noise of each block some functions, like "flicker_noise", which is available in Verilog-AMS. But I am using Verilog-A, so if there is any other method to describe the noise of each block ?? Thanks for your concern
Back to top	Mohammad Samir IP Logged

Andrew Beckett Senior Fellow Offline Life, don't talk to me about Life... Posts: 1742 Bracknell, UK	Re: Modeling PLL phase noise with Verilog-A Reply #1 - Mar 8^th, 2005, 1:27am I believe everything in the paper can be done using Verilog-A. flicker_noise certainly does exist in Verilog-A. In other words you should be able to do this with spectre, rather than requiring AMS Designer. Andrew.
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.