Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 3
rd
, 2024, 12:55pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› wreal in digital context
‹
Previous topic
|
Next topic
›
Pages: 1
wreal in digital context (Read 1920 times)
Monia
Guest
wreal in digital context
Jul 22
nd
, 2005, 9:05am
I have the following code:
.......
real sample, OutInt;
wire dsample;
always @(posedge dsample) begin
OutInt = sample;
<other digital setting>
end
.......
where "sample" is controlled in another process and
it has a behavior like a step.
Instead OutInt is changing even if dsample is stable
and it behaves like a ramp.
Can you explain me why?
I'm expecting OutInt stays constants and it changes
only @ posedge of dsample.
Back to top
IP Logged
jbdavid
Community Fellow
Offline
Posts: 378
Silicon Valley
Re: wreal in digital context
Reply #1 -
Aug 3
rd
, 2006, 6:18am
Are you SURE the value is changing between, or is your Waveform viewer "connecting the dots" between the values..
This is the simvision default setting for real and wreal signals.
Back to top
jbdavid
Mixed Signal Design Verification
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.