Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 18
th
, 2024, 6:56am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
RF Design
› soi cmos
‹
Previous topic
|
Next topic
›
Pages: 1
soi cmos (Read 9967 times)
jason_class
Community Member
Offline
Posts: 39
singapore
soi cmos
Aug 14
th
, 2005, 5:45am
Hello All
Anyone has any idea why SOI technology is preffered for RFIC design?
Kindly share with me any good links on this topic especially in the area of RFIC
Thank you so much
best regards
Jason
Back to top
IP Logged
jefkat
Community Member
Offline
Posts: 69
Re: soi cmos
Reply #1 -
Aug 15
th
, 2005, 3:49am
The main reason is that you can have high Q inductors in this technology.
The best resource is IEEE.
shaf.
Back to top
IP Logged
jason_class
Community Member
Offline
Posts: 39
singapore
Re: soi cmos
Reply #2 -
Aug 15
th
, 2005, 5:38am
Hi Jefkat
Thanks a lot. I will search on this Q benefit.
If there is any good paper on this which you know of, kindly recommend me.
Are you working in soi domain?
Thank you
Jason
Back to top
IP Logged
Paul
Community Fellow
Offline
Posts: 351
Switzerland
Re: soi cmos
Reply #3 -
Aug 15
th
, 2005, 1:33pm
Jason,
you also have potentially lower parasitic device capacitance.
Paul
Back to top
IP Logged
jason_class
Community Member
Offline
Posts: 39
singapore
Re: soi cmos
Reply #4 -
Aug 17
th
, 2005, 9:09am
Thank you all for the posting
Jason
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
»» RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.