Hi,

I have to design an 8-bit adder in 0.25u technology and do the full layout. The constraint is to get minimum area-delay product..power is not a great constraint. But I have to get minimum prapagation delay * layout area.
Can someone suggest what could be a good topology for this case?
Thanks and Rgds, Debo