The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 19th, 2024, 4:46pm
Pages: 1
Send Topic Print
How to analyze each leakage current using HSPICE? (Read 2107 times)
ipierre
New Member
*
Offline



Posts: 3
South Korea
How to analyze each leakage current using HSPICE?
Jan 01st, 2006, 8:41pm
 
How to analyze each leakage current(in MOSFET) using HSPICE?

For example,  

.print i1(nmos)        <- I(drain)
.print lx5(nmos)      <- I(souce-bulk)

But, I don't know how to simulate each leakage current as below, Embarrassed

sub-threshold leakage,  
Source/Drain Junction Band-to-Band Tunneling leakage,  
gate-leakage,  
gate-induced drain leakage.

please let me know...

Thanks in advance.

iPierre.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.