Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 4
th
, 2024, 10:17am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Other CAD Tools
›
Entry Tools
› Problems to start LVS in assura3.1.4
‹
Previous topic
|
Next topic
›
Pages: 1
Problems to start LVS in assura3.1.4 (Read 3386 times)
cyrus
New Member
Offline
Posts: 2
Problems to start LVS in assura3.1.4
Mar 01
st
, 2006, 5:36am
Hello together,
I have the following problem during the LVS check. When I start the LVS I get the following
the message that the LVS failed. The problem is described as follows: Segementation violation
Did someone has this problem ? Is this a bug? Because with assura 3.1.2 the LVS runs.
Greetz
Back to top
IP Logged
Paul
Community Fellow
Offline
Posts: 351
Switzerland
Re: Problems to start LVS in assura3.1.4
Reply #1 -
Mar 1
st
, 2006, 12:50pm
Cyrus,
you mentioned Assura 3.1.2, but what version are you currently using? What Cadence version are you using, what is your OS (type and release)?
Did you check Sourcelink for possible solved problems?
Paul
Back to top
IP Logged
cyrus
New Member
Offline
Posts: 2
Re: Problems to start LVS in assura3.1.4
Reply #2 -
Mar 2
nd
, 2006, 8:58am
As mentioned in the top line I used assura 3.1.4 that did not run!
The software is installed on a solaris workstation SunOS 5.8. Cadence version is 5.1.41
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
»» Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.