Dear All,

I recently came across this website (a job well done!) and as I was browsing through it I found Ken Kundert's behavioral model for a PFD with an amalgamated charge pump. (http://www.designers-guide.org/VerilogAMS/functional-blocks/pfd_cp/pfd_cp.va)

A charge pump is,  in general, two ideal switches that connect the "output" node to either Vdd or Gnd. Thus, when the switch to Vdd is "on", the switch to Gnd is "off" and the voltage value of the "output" node is correspondingly set to (Vdd - Potential Drop Of The Switch)

Ken Kundert's behavioral model seems to only drive a current into the output node and therefore, the voltage at the output node will now depend on the impedance presented to the charge pump by any blocks that follow (in a classical PLL, this would probably be the loop filter or a lead-lag filter)

Is my analysis of Ken's model correct?  :-?

If so, would it be correct to change Ken's model to output a voltage as opposed to a current?  :)

Thanks in advance,

Sincerely,

Taha

The components that follow a charge pump help determine the operating bandwidth of the PLL loop in which the charge pump sits.

The reason why I think there should be a voltage being set at the charge pump's output is that in all the charge pump schematics that I have seen, there has always been a switch to Vdd and a switch to ground. Thus, any loop filter components that follow will have an input voltage which will be applied to the transfer function of the loop filter.

The funny thing is that I've looked up a few behavioral models of charge pumps and they all do exactly what Ken did (i.e. output a current only and leave the voltage of the charge pump at 0)  :exclamation I guess I'll have to keep looking for the answer to this ...

Sincerely,

Taha ...


Geoffrey_Coram wrote on Dec 4^th, 2006, 5:16am:

Thanks for the input Ken,

I didn't actually have a particular PLL design in mind ... I came across your behavioral model whilst browsing designers-guide.org (When I come across interesting websites, I have this tendency to read up as much as the website offers)

I guess the reason why I asked was purely because the only type of PLL charge pump I have seen is the variety where mosfets are connected to Vdd and ground. I would assume that this arrangement makes it easier to determine what the output of the loop filter is (VCO input), given an input voltage and its transfer function. After all, the output of the loop filter in a PLL has to be a voltage since the VCO samples this voltage and produces an output frequency that corresponds to the voltage level.

Sincerely

Taha

Ken Kundert wrote on Dec 4^th, 2006, 7:34am:

I'll chime in here as well - I have never seen a "charge pump" with a voltage output..
while they usually have fets connected to Vdd and Vss, the biasing is designed so that, when "on"
the current matches a reference current.. MAINLY because the supply voltage is usually NOT well known, so
trying to use that directly would be MORE difficult than using a current source, not easier.
Where Precision/linearity is not the main requirement, it may be that the Rds of the transistor while on
gets close enough to a current source that the circuit works acceptably.. In this case, I think L might be > Lmin, and
W would only be wide enough for the Peak expected current.. But this would tend to give you a wide variation in current
out with Vout, and the effect would be that at a high voltage a "down" would give several times the effect of an "UP" of the same duration, requiring more phase mismatch farther from the center voltage..

In addition the traditional circuit is to use a Voltage Controlled Oscillator and a PI filter for that voltage,
as in Proportional and Integrating ) With a Capacitor doing the integration, to get the voltage the natural "steering"
quantity is "Current" - and acutally a quantity of Charge proportional to the mismatch in phase, hence the term, "charge pump"

(I'm sure that the way we've learned to describe the problem affects the way we understand and design it... but if you and NOT controlling the quantity of CHARGE getting onto the cap (Current *Ontime), I would suggest that its not really a "charge pump" )

I'll reiterate, I've never seen a "voltage output" charge pump - at least without the resistor.. its possible I didn't recognize it, or that my experience is lacking.

(Ok - correct me if I'm wrong - its friday night, and I did pop back into the office for a little while after a couple of beers across the street.. )

Also this is turning into a discussion of the circuit design, while this section of the forum is devoted to behavioral modeling.

So the impact on your behavioral model, if you have that switch type output, - there will be an RDSon that will depend primarily on the control voltage and supply voltage.. and if Vds is large enough you many run the device into saturation as well (which is about where most current sources WANT to run.. )  so now your current source, resistance path needs to move smoothly between the two modes..  which means you need to closely model the transistor IV characteristic while its on..
In the analog world, one has to be careful when treating transistors like switches..
have a nice weekend.

Generally speaking if you model the branch relationship as Either a voltage or a current..
ie a resistor can be V = I*r or
I = V/r  -- but once you pick one form, then you control only the voltage OR the current, not both...
In the case of the charge pump, the Voltage at the output is determined by the charge stored in the loop filter, and thats affected by the current from the pump.   You let the FILTER model that voltage, and just feed it the right current.

Its something thats often hard to understand at first..
People want to model the voltage division instead of modeling the I,V relationship of the resistors, and letting the simulator show the division..

keep working at it.
Jonathan