The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 18th, 2024, 7:55pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Other CAD Tools › Physical Verification, Extraction and Analysis › Inductors in LVS generate label short
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Inductors in LVS generate label short (Read 2379 times)
Axholt
New Member
*
Offline



Posts: 4
Inductors in LVS generate label short
May 23rd, 2007, 7:03am  
Hi all DGs!

I am designing my own inductors and when I place them in the layout the LVS of course sees it as a short.
How do I make LVS recognize my inductors and use correct model (my own model in a schematic) when I simulate my extracted_view?

Thank you!
Back to top
 
 
View Profile   IP Logged
krishnap
Community Member
***
Offline



Posts: 55
Re: Inductors in LVS generate label short
Reply #1 - May 23rd, 2007, 7:11am  
It would be better to draw the Inductor definition layer, and same thing can be
added in the extraction runset.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.