The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 17th, 2024, 7:21pm
Pages: 1
Send Topic Print
MOS sizes in RF Design (Read 3185 times)
eng
Community Member
***
Offline



Posts: 49
USA
MOS sizes in RF Design
Jul 12th, 2007, 12:16pm
 
Hi all,
Is it necessary to use minimum length for an RF circuit. i.e. LNA. I doubled both length and width of my LNA (Lmin=0.18um) there is a .6 dB NF improvement and -5 dBm P1dB improvement. Gain dropped 4.5 dB. The transient results look good. I don't know if I'm missing a important point.

What are the consequences of increaing L in RF design?
Back to top
 
 
View Profile   IP Logged
James Bond
Community Member
***
Offline



Posts: 82

Re: MOS sizes in RF Design
Reply #1 - Jul 12th, 2007, 12:40pm
 
do you have the same current when increase the size ?
Back to top
 
 
View Profile   IP Logged
eng
Community Member
***
Offline



Posts: 49
USA
Re: MOS sizes in RF Design
Reply #2 - Jul 12th, 2007, 1:43pm
 
current increased only 23u. It was 795u became 818u.
Back to top
 
 
View Profile   IP Logged
aaron_do
Senior Fellow
******
Offline



Posts: 1398

Re: MOS sizes in RF Design
Reply #3 - Jul 12th, 2007, 6:45pm
 
It depends on your system. If your system has a high NF requirement, then 0.6 dB NF won't make a dent in the overall system NF. 4.5 dB gain however might be very important.
Back to top
 
 

there is no energy in matter other than that received from the environment - Nikola Tesla
View Profile   IP Logged
ACWWong
Community Fellow
*****
Offline



Posts: 539
Oxford, UK
Re: MOS sizes in RF Design
Reply #4 - Jul 13th, 2007, 2:20am
 
eng wrote on Jul 12th, 2007, 12:16pm:
Hi all,
Is it necessary to use minimum length for an RF circuit. i.e. LNA. I doubled both length and width of my LNA (Lmin=0.18um) there is a .6 dB NF improvement and -5 dBm P1dB improvement. Gain dropped 4.5 dB. The transient results look good. I don't know if I'm missing a important point.

What are the consequences of increaing L in RF design?


My thoughts are as follows:

Increasing L will decrease ft of the device and increase capacitance, although cgs is usually matched out. This doesn't really matter if the input gm transistor is operating at 0.1*ft anyway and in cascode configuration. The cascode device however, which develops the voltage gain, may suffer from larger L as a consequence of lowered ft means less gain available.

Obviously if current and W are not changed, overdrive increases which means less gm, but more linearity.

But mostly your choice depends on your specifications as Aaron_do said. I must admit the CMOS LNAs i have designed (few hundred MHz to few GHz) have seldom need minimum geometry (expect at >~0.35um), also having larger L might help ESD robustnbess as well.

cheers
aw
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.