The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 12th, 2024, 9:48am
Pages: 1
Send Topic Print
sample-and-hold by noisy clock (Read 1554 times)
Aigneryu
Senior Member
****
Offline



Posts: 102

sample-and-hold by noisy clock
Nov 16th, 2007, 2:05pm
 
Hi,

 I am trying to build a vlog-a model that can be used in PSS, Pnoise. And it can let the noise pass through the clock port.
Ken's S/H model can be used in PSS, but cannot reflect the noise effect from clock port. I found there is no easy way to do this
because level/transition detection cannot be utilized. In other words, I cannot rely on event detection any more.

 Another simpler example is to build a DFF with this kind of property. In that case, I have to build an "almost-real" model by hooking up inverters, latches with gain compression, and capacitive loading.

 Again, this appraoch is straightforward, but very inefficient, does any one have some suggestions? Sometimes if a model needs to be compatible with PSS (free from hidden state), it is very difficult to have the efficiency and physical meaning at the same time, such as the frequency divider without hidden-state.


Regards.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.