Hi Ken,

In the Design guide page 22, it mentioned that for the phase noise of divider resulting from supply, one need to compute the transfer function from signal source to the phase noise of each stage. What does it mean?

Also, in my PLL, there is some buffer between each block, should I consider the effect of them?

BR
Marco