Hi,
In my design, with the area considerations, I need the overlaping of via1 and contact, I cehcked the design rule, it gives no infotmation on it. And I also communicated with the foundry, they seemed also not sure about it.

The process is 0.35um 1P4M 18V CMOS.

Would u give me some advcie?

Thanks in advance