safwatonline
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 20
|
Hello, Can any body explain the case conditional stability, i see it like in high order SD-ADC where the gain is larger than one and the total phase of 0 degree yet the system is said to be conditionally stable. any reference would be great!
|