Andrew Beckett
Senior Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](https://designers-guide.org/forum/avatars/elmerfudd.gif)
Life, don't talk to me about Life...
Posts: 1742
Bracknell, UK
|
Or you can use the cell-based Verilog-AMS netlister to do this. If you use Tools->AMS->Netlist in the CIW, you can specify a cellView. It will create the netlist within the cellView directory, so you can find it there...
This doesn't need any switch/stop view setup (because it only netlists a single cellView), but if you have primitive devices in the schematic, it would need ams simInfo in the CDF (this isn't needed for blocks though).
Regards,
Andrew.
|