The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 4th, 2024, 6:21am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Measurements › Phase Noise and Jitter Measurements › Correlating jitter between "sources" mode and "jitter" mode for a ck buffer
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Correlating jitter between "sources" mode and "jitter" mode for a ck buffer (Read 1958 times)
neoflash
Community Fellow
*****
Offline

Mixed-Signal
Designer

Posts: 397
Correlating jitter between "sources" mode and "jitter" mode for a ck buffer
Oct 30th, 2009, 8:03am  
Hi,

I'm trying to correlate the jitter result (Jee) of a clock buffer chain. Two results are compared.

One is from "jitter" mode and read Jee directly. The other is in "sources" mode and get SSB phase noise then integrate by myself in another simulator.

One I get 17fs and the other give me 14.3fs. Not sure where the gap came from.

Regards,
Neo
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.