Designer’s Guide Community

loose-electron

Senior Fellow

Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California

Mixed Signal Noise & Simulation vs. Silicon
Jan 27^th, 2010, 12:33pm

OK Everyone -

I got these two presentations posted up on my UCSD class web site, because the students are going to be hearing about this stuff from me near the end of the quarter.

At the bottom of the page (link below) You can download the presentations (.pdf):

http://ece-classweb.ucsd.edu/winter10/ece264c/

Links are at the bottom of the page.

One of these is
"everything you want to know about interference noise and how to minimize"
And the other is:
"all the other problems you can encounter when fabricating a chip, and the simulations and the chip don't do the same thing"

Enjoy! (copyright me Wink

- no stealing!)

Feel free to post comments on the content here. If you want to be taught the material in here, I do seminars on the subject as well.

regards,
Jerry

Back to top

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical

IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: Mixed Signal Noise & Simulation vs. Silicon Reply #1 - Feb 1^st, 2010, 6:03pm no comments eh? Is that a good thing or a bad thing?
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

Mayank

Community Fellow

Offline

Posts: 334

Re: Mixed Signal Noise & Simulation vs. Silicon
Reply #2 - Feb 1^st, 2010, 9:37pm

Hi Jerry,
Cool to know you are taking up the course on Data Converters at UCSD....
[...I had an admit from UCSD...Had it not been for the financial aid Sad

, i might have been there studying under you....]
But anyways, since right now i am not, i guess i can comment/compliment Cool

The Noise in Mixed Signals IC's lecture is really a very comprehensive one. It kinda includes most of the points. I will read it attentively when i have some more time.

The one on Simulation vs. Silicon is a bit more of a superficial knowledge of everything without a deep investigation of a particular topic. I guess you gotta be the Jack of all Trades sometimes Tongue

The topic you are addressing is itself comprised of statistics mostly. It's all about yields and failures. You could include some statistics.
Also, where you talk about Separation of Digital and Analog Domain, you could include some fundas of STAR routing etc to prevent direct noise coupling from digital side. Also, you could include some topic on how to create measurement setups for final fab'ed chip and what care should be taken in those measurement setups.

Nice lectures overall. Pleasure reading [ esp. the Nosie in MS chips one]
--
Mayank

Back to top

IP Logged

solidstate Junior Member Offline Posts: 16 Munich, Germany	Re: Mixed Signal Noise & Simulation vs. Silicon Reply #3 - Feb 2^nd, 2010, 1:05pm Thanks, interesting stuff! It reads like condensed experience
Back to top	IP Logged

loose-electron Senior Fellow Offline Best Design Tool = Capable Designers Posts: 1638 San Diego California	Re: Mixed Signal Noise & Simulation vs. Silicon Reply #4 - Feb 2^nd, 2010, 4:45pm "condensed experience" is an apt description....
Back to top	Jerry Twomey www.effectiveelectrons.com Read My Electronic Design Column Here Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical IP Logged

Berti

Community Fellow

Offline

Posts: 356

Re: Mixed Signal Noise & Simulation vs. Silicon
Reply #5 - Feb 3^rd, 2010, 12:03am

Hi Jerry,

Nice lecture notes!

Recently I was confronted with a bad PDK. I found it a very tedious task to figure out which effects are not included in the transistors models. While some deficiencies like missing STI-stress models have been easy to find, you never know whether the model has been properly characteristic or not ... unless you start measuring you own test-structures.

How do I know whether the model is correct or not? Are they some 'easy' checks without spending weeks for studying the provided BSIM model?

Thanks for sharing your experience.
Cheers

Back to top

IP Logged

loose-electron

Senior Fellow

Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California

Re: Mixed Signal Noise & Simulation vs. Silicon
Reply #6 - Feb 3^rd, 2010, 2:33pm

Oh yeah - you need to read this:
http://effectiveelectrons.com/modeling.htm

and this for the do it yourself version:

http://chipdesignmag.com/display.php?articleId=438&issueId=16

I wrote that for Chip Design about 4 years back

Berti wrote on Feb 3^rd, 2010, 12:03am:

Hi Jerry,

Nice lecture notes!

Recently I was confronted with a bad PDK. I found it a very tedious task to figure out which effects are not included in the transistors models. While some deficiencies like missing STI-stress models have been easy to find, you never know whether the model has been properly characteristic or not ... unless you start measuring you own test-structures.

How do I know whether the model is correct or not? Are they some 'easy' checks without spending weeks for studying the provided BSIM model?

Thanks for sharing your experience.
Cheers

Back to top

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical

IP Logged