Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 8:41am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
RF Simulators
› Interpretation of Minimal value in LSB-Noise of Crystal Oscillator
‹
Previous topic
|
Next topic
›
Pages: 1
Interpretation of Minimal value in LSB-Noise of Crystal Oscillator (Read 2453 times)
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Interpretation of Minimal value in LSB-Noise of Crystal Oscillator
Jul 28
th
, 2010, 6:17am
I simulated phase noises of simple crystal oscillator.
Here there is a minimal only in LSB-Noise.
Is this minimal value of LSB-Noise physically reasonable ?
If so, how should I interpret this minimal mechanism ?
Back to top
XtalOsc1.png
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: Interpretation of Minimal value in LSB-Noise of Crystal Oscillator
Reply #1 -
Jul 28
th
, 2010, 6:22am
I confirmed PM, AM, LSB and USB Noises using Agilent GoldenGate(HB), Agilent ADSsim(HB) and Cadence Spectre(Shooting-Newton).
They all give almost same results.
Back to top
XtalOsc2.png
«
Last Edit: Jul 28
th
, 2010, 8:01am by pancho_hideboo
»
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
»» RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.