The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 3rd, 2024, 11:15am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › New Low Bandwidth PLL architecture
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
New Low Bandwidth PLL architecture (Read 1324 times)
ankur
New Member
*
Offline



Posts: 1
New Low Bandwidth PLL architecture
Sep 30th, 2010, 12:02pm  
Hello Friends
Attached paper describes a very good PLL architecture
Back to top
paper_pll.pdf  
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.