The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 4th, 2024, 3:10pm
Pages: 1
Send Topic Print
Usefulness of Substrate Noise Anaysis (Read 1982 times)
jb_savage
New Member
*
Offline



Posts: 4

Usefulness of Substrate Noise Anaysis
Feb 20th, 2011, 10:21pm
 
Does anyone have any positive experiences using  QRC RC + SNA (Substrate Noise Analysis) extracted netlists for  real circuit simulations (other than a simple s-parameter point-to-point measurement) such as measuring the VCO output power (dBm)  as related to a  noise source up-mixing with various isolation schemes? While I can see the up-mixing,  what I can't do is correlate the peak osc power nor that the of up converted noise. Not close.  Also, having trouble with convergence. Doing both transient with DFT and HB analysis. With this difficulty, I don't see much value in SNA for circuit simulations. Hopefully, someone has better experiences or suggestions.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.