Hi,

I am trying to build SINC function to represent integrate and dump behavior. I used bilt-in verilog-A idt() function to integrate but it seems I cannot get good enough accuracy.
To verify my results I use Cadence Spectre.
Has anyone coded SINC function before?

Thanks.