The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 28th, 2024, 11:19pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › Very Strange results ramping Vgs of stacked PMOS
‹ Previous topic | Next topic ›
Pages: 1 2 
Send Topic Print
Very Strange results ramping Vgs of stacked PMOS (Read 2651 times)
RobG
Community Fellow
*****
Offline



Posts: 570
Bozeman, MT
Re: Very Strange results ramping Vgs of stacked PMOS
Reply #15 - May 19th, 2011, 1:19pm  
loose-electron wrote on May 19th, 2011, 11:39am:
See my comments on models here:

http://effectiveelectrons.com/modeling.htm

Some foundries provide consistent quality, others produce consistent junk.


I found this article by you to be pretty good: http://effectiveelectrons.com/whitepapers/simulationvssilicon.pdf
It looks like you have been pulling out your hair over models for some time Cheesy
Back to top
 
 
View Profile   IP Logged
Pages: 1 2 
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.