Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 4
th
, 2024, 7:32pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Other CAD Tools
›
Physical Verification, Extraction and Analysis
› Extract a non-regular resistor with Assura
‹
Previous topic
|
Next topic
›
Pages: 1
Extract a non-regular resistor with Assura (Read 5935 times)
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Extract a non-regular resistor with Assura
May 18
th
, 2011, 8:58am
Hi Guys,
I am trying to extract a non-regulat resistor with Assura. It reports "Mal-formed Device" and stops. I will attach the schematic and layout in the following. Any comments are appreciated.
Yawei
Back to top
Resistor_Schematic.JPG
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: Extract a non-regular resistor with Assura
Reply #1 -
May 18
th
, 2011, 9:00am
The layout of the 4 resistors is a continuous poly silicon strip, instead of 4 poly strips connected by metal path and contacts.
Back to top
Resistor_Layout.JPG
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: Extract a non-regular resistor with Assura
Reply #2 -
May 18
th
, 2011, 9:01am
It is zoomed in to show the detail of the tap.
Back to top
Resistor_Tap_Layout.JPG
IP Logged
boe
Community Fellow
Offline
Posts: 615
Re: Extract a non-regular resistor with Assura
Reply #3 -
May 19
th
, 2011, 7:46am
Ywguo,
it seems your PDK does not support this.
B O E
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: Extract a non-regular resistor with Assura
Reply #4 -
May 19
th
, 2011, 7:31pm
B O E,
You are right. I don't think that PDK has a non-rectangular shaped resistor pcell. But is it possible to modify Assura/Calibre runset so that this is recognized?
Thanks
Yawei
Back to top
IP Logged
boe
Community Fellow
Offline
Posts: 615
Re: Extract a non-regular resistor with Assura
Reply #5 -
May 20
th
, 2011, 1:08pm
Ywguo,
It is not only a question of the pcell.
You should decide how to handle the following problems:
How do you want your non-rectangular resistor to be extracted? What is its value(s)?
With answers to that you can try to write rules for Assura or Calibre implementing that.
B O E
Back to top
IP Logged
rfidea
Senior Member
Offline
Posts: 159
Europe
Re: Extract a non-regular resistor with Assura
Reply #6 -
May 21
st
, 2011, 12:37am
Why just not put four real resistors in the layout and connect them by metal1? Probably you can put the contact areas on top of eachother to save some length if that is your problem.
Back to top
IP Logged
rf-design
Senior Member
Offline
Reiner Franke
Posts: 165
Germany
Re: Extract a non-regular resistor with Assura
Reply #7 -
Jun 6
th
, 2011, 5:46am
Multitap resistors is a typical examples where standard analog techniques and minimum designkits are conflicting. Typical designkits serve the bare minimum analog design. They exclude many good analog methods and there modelling hide often important technology effects worth knowing because of liability reasons.
The multitap poly resistor requires a complete separation of the pure poly resistor rectangle and a second poly resistor tap rectangle. The extracted net where the tap contact the poly bar must be created by separating the poly bar into multiple resistor recognition rectangles touching each other. The touching line with the poly tap rectangle produce a T-form. For precision application there is a nonlinear correction function with change the pure rectangle extraction values of the three resistors depending on the width ratio of the tap to the bar.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
»» Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.