The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 5th, 2024, 9:16am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › extracting a netlist from gds
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
extracting a netlist from gds (Read 53 times)
vp1953
Senior Member
****
Offline



Posts: 172
extracting a netlist from gds
Aug 11th, 2011, 10:40am  
I want to extract a netlist from gds. Is there anyway this can be done using Cadence assura.

Thank you.
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: extracting a netlist from gds
Reply #1 - Aug 13th, 2011, 6:35pm  
Sure you can do it with Assura. Do you have any experience in Assura? If the tool is installed in your environment. Choose Assura --> Run QRC in Virtuoso layout editor.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.