rajkumar palwai
Community Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif)
Offline
Posts: 46
Sunnyvale, California
|
Tosei, For any flip-flop, the inherent noise in the devices also add jitter at the o/p. So, if the ref clk has jitter of 'jck' and the device noise add a jitter of 'jdn', then the total jitter at the o/p would be rms average of jck & jdn.
For synchronous dividers, jitter doesn' accumulate between stages. Because the jitter at the o/p of the final flop just depends on the jck and its own noise at that time.
|