I have Terminal S and B connected together while simulating, so theoretically, Vsb<0 will not happen. According to you explanations, Vsb is unavoidable in switching, so the convergence problems occur unless the b-s diode is forward-biased. Am I right? Maybe I should swift onto the junction diode modeling.

Thank you very much