Hi,

I add an ideal frequency divider in my pratical circuit with verilog-A model. I use the code from listing 3 in this paper Hidden State in SpectreRF http://www.designers-guide.org/analysis/hidden-state.pdf
It works for pss analysis. There is no hiden state problem. But for the pnoise analysis, there must be something wrong. Because the input of divider have phase noise about -110dBc at 20MHz, the output of divider shows no phase noise at all. It is only about -6.5kdBc.
Does anyone can explain this issue? Because I always expect that output will be noisy if the noisy input sigal passes an ideal frequency divider.

Please help me if you can.