Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 17
th
, 2024, 4:16pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Amplifier Gain
‹
Previous topic
|
Next topic
›
Pages: 1
Amplifier Gain (Read 3677 times)
neuro11
Junior Member
Offline
Posts: 30
Amplifier Gain
Mar 27
th
, 2013, 12:03am
Hi,
i had been following the TSMC OPAMP schematics design tutorial available online. However i have some problems getting the DC response/Gain shown in that tutorial. I am totally confused about the resulting plot. Can someone explain me a little about DC response gain.
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Amplifier Gain
Reply #1 -
Mar 27
th
, 2013, 12:39am
Hello,
what do you mean by DC response, do small signal analysis for dc gain and dynamics(poles and zero). May be you have start with some basics.
Please post schematic.
Very use-full link
http://www.ee.iitm.ac.in/~nagendra/videolectures/doku.php
Thanks,
Raj.
Back to top
IP Logged
neuro11
Junior Member
Offline
Posts: 30
Re: Amplifier Gain
Reply #2 -
Mar 27
th
, 2013, 12:45am
thanks raja for your reply. I will check the link.
I have attached the circuit
Update: for better picture
Back to top
circuit_001.png
IP Logged
neuro11
Junior Member
Offline
Posts: 30
Re: Amplifier Gain
Reply #3 -
Mar 27
th
, 2013, 12:51am
the responnse
Back to top
response.png
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Amplifier Gain
Reply #4 -
Mar 27
th
, 2013, 1:47am
hello,
looks fine from this graph, just find the derivative of this curve and see the small signal gain. YOu can only get small signal gain and max and min signals at the input, nothing more.
Thanks,
Raj.
Back to top
IP Logged
neuro11
Junior Member
Offline
Posts: 30
Re: Amplifier Gain
Reply #5 -
Mar 27
th
, 2013, 7:03pm
Hi,
the circuit and the response are from the tutorial. I am struggling to get the response. Its not clear to me whether this response is from Vout vs Vgs (which is common mode). In that case why the Vout is 0 when Vgs is 0. I mean its not clear to me how i can plot this from the above circuit.
Thanks
Back to top
IP Logged
Lex
Senior Member
Offline
Posts: 201
Eindhoven, Holland
Re: Amplifier Gain
Reply #6 -
Mar 28
th
, 2013, 1:46am
Sweep voltage source V4
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.