neoflash
Community Fellow
![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/starsilver.gif)
Offline
![](http://avatar.elektroda.net/gallery/00fun/download.php-1072.gif)
Mixed-Signal Designer
Posts: 397
|
I am simulating a 2-phase (sample and hold) switched capacitor circuit used in pipelined ADC front end.
I have seen method of using timedomain mode in pnoise and calculate the noise in sample phase and hold phase separately.
I have also set it up in source mode and observe the total noise at output. I am curious that what is the noise result I get from this simulation and how is it comparing to the result in timedomain method?
|