The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 18th, 2021, 3:02am
Pages: 1
Send Topic Print
Architectures of CDR in the SerDes IC (Read 1450 times)
New Member

Posts: 1

Architectures of CDR in the SerDes IC
Mar 21st, 2017, 12:49am
What CDR architecture used in IC tlk1221 or other IC's of this series? I have a hunch that is a blind oversampling, but this not very clear from documentation. In chips of this series used any frequency extraction of the clock or they can only align phase of the multiplied reference clock? If i use this chip only for receiving do i still need reference clock?
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2021 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.