The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Dec 9th, 2022, 8:12am
Pages: 1
Send Topic Print
Test schematic using verilogams testbench (Read 2016 times)
New Member

Posts: 3

Test schematic using verilogams testbench
May 12th, 2017, 2:54am
I have a testbench written in verilogAMS for a CMOS integrator. Simulator ams.  As long as I run with pure verilog-A, verilogams, verliog models it works. When i try to simulate the integrator as a schematic, the simulation fails with errors of the following kind
ncvlog: *E,EXPENM (./netlist.vams,957|0): expecting the keyword 'endmodule' [12.1(IEEE)].
     module 3324d3.m.RES_POLY:schematic

It does make sense, it seems to read the resistor as a model and expects the keyword "endmodule" at the end, but since its defined as a schematic in the configuration view, it doesnt find it.

Is it possible to verify schematics using a testbench written in verilogams? In that case, any idea of any simulator setting that i might need to enable to get it working?
Back to top
View Profile   IP Logged
Community Member

Posts: 67

Re: Test schematic using verilogams testbench
Reply #1 - May 20th, 2017, 12:02am

Create an amscf.scs file and keep it with irun command line.
Your amscf.scs file may look like this:

        portmap subckt=RES_POLY
        config cell=RES_POLY use=spice


include the library in which RES_POLY is defined.

Hope this helps.

Thank you.

Kind regards.
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2022 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.