Designer’s Guide Community

Pages: 1 2 3 4

Subject	Started by	Replies	Views	Last post
Help with 3 Key Questions on Analog Circuit Design & Verification	Vodka_JON7	3	660	Oct 28^th, 2025, 10:34pm By: Ken Kundert
Timer function can't take period input as a parameter	Lala878	1	4896	Jun 11^th, 2024, 5:34am By: Lala878
How to parametrize input bits of a DAC in Verilog A code	Andrea8888	1	1869	Oct 6^th, 2023, 10:22am By: Ken Kundert
VerilogA random DC value	Horror Vacui	3	2333	Sep 11^th, 2023, 8:02pm By: Ken Kundert
How to create a verilog-A testbench to run a sweep of all input pins	avlsi	7	3702	Aug 21^st, 2023, 11:43pm By: Ken Kundert
ADE L Stuck due to timescale definition	Zaidi	2	2243	Mar 27^th, 2023, 5:04am By: Zaidi
How to generate pulse with different amplitude within same transient analysis.	Shah	5	3146	Aug 31^st, 2022, 11:57am By: Ken Kundert
Proper modelling of a current source in verilogAMS.	edstrom	3	4428	Jun 28^th, 2021, 1:20am By: Horror Vacui
Query on a verilogA based pulse generation using a timer blocks.	subtr	4	3280	Jun 14^th, 2021, 11:32pm By: subtr
What is the PSD of noise generated using rdist_normal function?	subtr	11	4888	Aug 13^th, 2019, 11:38am By: subtr
Binary bus evaluation in CASE statement for VerilogA	Guile	3	3328	Jul 11^th, 2019, 7:18am By: Ken Kundert
Help with a verilog-A code	anaspire	1	4182	Jul 31^st, 2018, 11:23am By: Ken Kundert
Fast transient for analog mixed signal verification	deba	2	4053	Jul 28^th, 2018, 2:18am By: deba
Moved: VCO Simulink simulation - Started by: yngwie87 This Topic has been moved to System Simulators by Ken Kundert
Issue with Cadence analog value fetch functions	sgh2050	1	1803	Dec 21^st, 2017, 7:43am By: Andrew Beckett
Assertions inside Connect Modules	sgh2050	1	1754	Nov 30^th, 2017, 1:12am By: nischaybm
PNOISE with a VerilogA oscillator	Horror Vacui	3	5815	Sep 11^th, 2017, 5:07pm By: cheap_salary
creating compile time define switch in .scs file	AMS_ei	5	7448	Jun 3^rd, 2017, 12:37am By: Andrew Beckett
Test schematic using verilogams testbench	edstrom	1	4113	May 20^th, 2017, 12:02am By: AMS_ei
use of $dumpvar	Designe_IT	1	1813	May 1^st, 2017, 9:52am By: AMS_ei

Pages: 1 2 3 4

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.