davidshw
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 12
China
|
if a verilog-a module has an array parameter, such as
moduel test (A,B) parameter integer p1[1:4]='{1,2,3,4} ; analog begin ... ... end endmoudle
when instantiating this module in hspice or spectre, how to override the array parameter? xdut a b test p1=???
|