The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 20th, 2019, 1:43am
Pages: 1
Send Topic Print
BER measurement of CDR using Cadence (Read 362 times)
New Member

Posts: 5

BER measurement of CDR using Cadence
Mar 20th, 2019, 11:49am
I am new to Clock and data recovery, I need to design CDR from scratch.
I have some question for designing CDR.

Before we tapeout the chip, usually how to we know BER of our designed CDR? We get the BER through the simulation or we only need to get approximate value through calculation as described in "Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits" ?

How do we know the exact loop bandwidth of the CDR when doing pre-simulation(using cadence spectre/virtuoso) ?

Thank you
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.